Abstract-We present a telemetry IC with a new data modulation scheme for efficient simultaneous transfer of power and backward data over a single inductive link. Data-driven synchronized single-cycle shorting of the secondary LC tank conserves reactive energy while inducing an instantaneous voltage change on the primary side. Contrary to conventional load shift keying modulation, the recovery time of the secondary LC oscillation after shorting improves asymptotically with increasing quality factor of the secondary LC tank. Since quality factor does not reduce the data rate, the LC tank can be simultaneously optimized for power and data telemetry, obviating the conventional tradeoff between power transfer efficiency and data rate. Cyclic ON-OFF keying time-encoded symbol data mapping of the shorting cycle allows transmission of two data bits per four carrier cycles while supporting simultaneous power delivery during at least six nonshorting out of eight half cycles. All timing control signals for rectification and data transmission are generated from a low-power clock recovery comparator and a phased-locked loop. The 0.92 mm 2 65 nm CMOS IC delivers up to 11.5 mW power to the load and simultaneously transmits 6.78 Mb/s data while dissipating 64 µW power. A bit error rate of ≤9.9 × 10 −8 was measured over a single 1 cm 13.56 MHz inductive link at a data rate of 6.78 Mb/s with a 10 mW load power.
I. INTRODUCTION
T HE proliferation of power and form-factor-constrained devices like implanted medical devices (IMDs), radiofrequency identification (RFID), and wireless sensors has led to the extensive use of inductive wireless links for short-range power and data telemetry. For these applications including IMDs with an implantation depth of a few centimeters, such as cochlear implants, visual prostheses, and brain-computer interface systems with high-throughput neural recording, wireless inductive powering is a natural choice as the primary mode of power transfer due to its high efficiency and well-known robustness in comparison with competing technologies such as ultrasound telemetry and energy scavenging. Thus, over the past decades, inductive power telemetry has been the focus of extensive studies resulting in the development of many efficient designs and methodologies [1] - [8] .
Since near-field communication (NFC) using inductive links offers lower cost of communication than far-field communication methods, it has become the primary means of communication with IMDs [9] - [15] and sensors [16] - [21] , and has been further adopted as a secondary communication channel between power-constrained mobile devices such as smartphones and tablets. Along with NFC, RFID applications also use inductive links to power batteryless tags and sensors while transferring stored data [22] , [23] .
In both biomedical and sensor applications, available power and geometry on the primary and secondary sides are very asymmetric. Implanted devices and sensor nodes have much more stringent constraints in both power consumption and size, while those constraints are significantly more relaxed on the primary side [7] . Thus, both uplink and downlink data telemetry need to be substantially more power and area efficient on the secondary side than on the primary side. Hence, transmitters on the implanted or sensor side for uplink telemetry require more stringent optimization for efficiency than receivers on the external side. In addition, simpler antennas are preferred on the the implanted and the sensor side due to size and reliability constraints. While several power efficient schemes for high-data-rate forward telemetry [10] , [24] - [28] have been demonstrated for implants and sensor nodes, efficient high-data-rate backward telemetry in these settings has remained challenging. To highlight the challenges in the design of such systems, we specify the requirements that must be met by a typical highdensity brain activity monitoring IMD. These IMDs typically have one of three configurations: an entire device placed on the cortex [12] , an electrode array placed on the cortex with the primary device on the craniotomy [29] , or the primary device placed under the scalp [30] , [31] . In all these configurations, the devices are highly geometry and power constrained and the implant location poses a major challenge of power acquisition and data communication. The data rate requirement for a 1024-channel electrocorticography (ECoG) recording with a sampling rate of 600 S/s and a data resolution of 10 b is 6.15 Mb/s. Similarly, for a 64-channel recording of neural spikes and local field potentials at a 10 kS/s rate and a 10 b resolution, a data rate of 6.4 Mb/s is required. State-ofthe-art IMD recording and transmitting data at these high rates typically consume several milliwatts of power [12] , [29] , [32] - [37] . Since the antenna geometry and application-specific integrated circuit (ASIC) placement near the implant site constrain available power, achieving both the power transfer and data rate specifications proves to be a challenging task.
To meet these requirements, one popular approach is to use multiple dedicated inductive links for power and data telemetry as shown in Fig. 1(a) [25] , [38] , [39] . Since each link can be optimized independently, this approach allows achieving high data rate [27] , [39] - [41] while maintaining high power transfer efficiency (PTE). However, this approach requires a more complicated antenna structure and suffers from cross talk between the links [25] , [31] , [38] , [42] .
Active transmission using higher RF bands as illustrated in Fig. 1(b) can also be adopted. This scheme can easily achieve the required data rate. However, it consumes an order of magnitude more energy and incurs the cost of increased complexity in circuit and antenna structures. Recently, various kinds of carrierless pulse-based transmission technologies such as impulse radio ultrawideband (UWB) have been developed for short-range communication between low-power sensors [33] , [43] - [45] . These types of transmitters do not need high precision frequency/phase reference generation resulting in lowered power consumption and greater amenability for adoption in wireless sensors. However, strong attenuation by electromagnetic absorption in the body at UWB bands from 3.1 to 10.6 GHz reduces its effectiveness in implantable applications.
The simplest approach uses a single inductive link to transfer both power and data as depicted in Fig. 1(c) . Typically, back scattering is used for passive backward telemetry. By not actively driving the antenna, power consumption on the implanted side can be minimized. One of the most widely used backscattering schemes is load shift keying (LSK), which modulates the load on the secondary side by shorting and/or opening the secondary LC tank [39] , [46] , [47] . A major drawback of LSK over a single inductive link is that the conditions for efficient power transmission and high data rate are incongruent: PTE requires a high quality factor Q of the inductive link at the expense of reduced data rate [7] . In particular, the maximum data rate with LSK is inversely proportional to the quality factor as √ 2( f carrier /Q) [48] . With simultaneous power transfer, achievable data rates have been limited to 100-500 kb/s over a 13.56 MHz inductive link [49] , [50] .
Moreover, there are two often-neglected sources of power loss in LSK. Shorting the tank depletes all the stored energy. In addition, while the tank is shorted, the rectifier does not receive power from the coil, leading to a reduction of delivered power to the load. These two aspects are not typically accounted for in the reported power consumption of telemetry ICs.
Recently increased data rates were achieved in [51] using the transient response from passive phase shifts by shorting the secondary LC tank for a half cycle, resulting in 0.858 Mb/s with simultaneous power transfer over a single inductive link. However, this scheme suffers from double loss of tank energy because of complete phase reversal of LC resonance, and still is subject to the tradeoff between PTE and data rate due to resonance recovery time after each bit transmission.
The increasing density and bandwidth requirements from emerging IMDs and sensors motivate the development of alternative modulation schemes that obviate the PTE and data rate tradeoff. To this end, we present a new backscattering data modulation method over a single inductive link that achieves high data rate at low power consumption, while not compromising PTE, by recycling most of the energy circulating in the resonant tank during data transmission. Initial results reported in [52] demonstrated transmission of two data bits for every four carrier cycles while minimally depleting the resonant tank energy. For neural recording implants, forward (downlink) telemetry requires a very low data rate with infrequent transmission for sending configuration bits. Thus, such forward telemetry can share the same inductive link by time multiplexing, or very slow amplitude modulation can be used simultaneously for full duplex communication.
In this paper, we extend the work reported in [52] with detailed analysis and extensive experimental validation over wide range of load and geometry conditions including intercoil distance and lateral misalignment and a simplified and improved data reception scheme resulting in lower bit error rate (BER) at higher power transmission level. Section II presents detailed analytical and simulated results for the modulation scheme, and Section III provides architectural and implementation details. The experimental results characterizing modulation performance and comparison with state-ofthe-art devices are reported in Section IV. Finally, Section V concludes the contributions of this paper.
II. COOK MODULATION SCHEME

A. Operation Principle
The proposed uplink data modulation scheme, cyclic ON-OFF keying (COOK), utilizes a shorting switch across the secondary LC tank to modulate data in a manner similar to conventional LSK, but with some fundamental differences. Whereas LSK modulation typically closes the switch for tens to hundreds of cycles, COOK modulation closes the switch for a single cycle only. Fig. 2 (a) and (b) shows the operation of the circuit when the modulation switch is open (DATA = 0) and closed (DATA = 1), respectively. Unlike LSK closing and opening the switch across the secondary LC tank at random phases, COOK starts closing the switch when the voltage across the secondary inductor L 2 is zero and the current through the inductor I L2 is at an extremum. At this time instance [t START in Fig. 2(c) ], all the energy in the secondary LC tank is in the current through the inductor. During the synchronized shorting cycle [from t START through t END in Fig. 2(c) ], the current through the inductor and the switch remains constant, circulating and maintaining all energy (except for the energy loss through parasitic resistances R 2 and R sw of the secondary inductor and the modulation switch), as shown in Fig. 2(b) . The instantaneous disruption of the inductive coupling to the primary side results in a voltage change at V L1 , indicated as V L1 in Fig. 2(c) .
The COOK synchronized shorting does not disturb resonance and thus, unlike most other data telemetry schemes, does not compromise the high Q of the secondary coil for resonant power transfer. Unlike LSK, the shorting does not dissipate energy in the secondary LC tank except for losses due to the parasitic resistances of the inductor and the switch. It is shown in Fig. 2 (c) that the secondary coil voltages V LL and V RR resume their normal course immediately after the COOK shorting and recover to the peak resonance amplitudes within a few cycles. In addition, a large fraction of the secondary coil energy is preserved after synchronized shorting, in contrast to LSK and other conventional schemes where this energy loss is not accounted for in the calculation of transmission energy per bit.
On the primary side, a voltage rise is immediately induced during the short of the secondary coil as shown on the bottom of Fig. 2(c) . Under typical undercoupled conditions of the inductive link, the primary coil voltage amplitude exponentially decreases to baseline after the transient increase during the short, until the next shorting cycle. Hence, a rise in the peak of the primary coil voltage V L1 occurs only during a shorting cycle, and transmitted data can be decoded directly from the consecutive cycle peak differentials V L1 as indicated in Fig. 2(c) . By locking on to the phase of V L1 on the primary side, peak detection circuitry for data decoding is greatly simplified. Fig. 3 compares the simulated resonance recovery times for COOK and conventional LSK after shorting of the secondary coil switch. The recovery time for LSK modulation increases with increasing Q 2 , as shown in Fig. 3(a) . Hence, achievable data rate with LSK is inversely proportional to Q 2 . On the contrary, the recovery time for COOK modulation shown in Fig. 3(b) is shorter, and even decreases for Q 2 beyond 10 as shown in Fig. 3(c) . The decreasing recovery time despite longer time constant of the resonant tank at higher Q 2 is mainly due to a reduced amplitude droop in the resonance voltages V LL and V RR immediately after the COOK synchronized single-cycle shorting. This is because the droop, caused by I 2 R losses through the parasitic resistances R 2 and R sw of L 2 and the data modulation switch, decreases with Q 2 . As a result, the Q 2 tradeoff between PTE and data rate for LSK modulation is obviated for COOK modulation. As illustrated in Fig. 3 (c), increasing Q 2 for greater PTE and energy savings reduces resonance recovery time and hence increases achievable data rate.
B. Dependence on Primary and Secondary Quality Factors
The initial increase of the recovery time for low Q 2 is due to longer time constants of the secondary resonant tank. At higher Q 2 , the recovery time decreases even with longer time constant because of a reduced amplitude droop in the resonance voltages V LL and V RR . As Q 2 increases, the parasitic resistance R 2 of the inductor L 2 decreases and so does the amplitude droop. Thus, the recovery time decreases for higher Q 2 . Fig. 4 shows the effect of Q 1 and Q 2 on receiver modulation index (RMI), expressed as
where V L1 is the data-driven voltage increase in V L1 and V L1,A is the baseline amplitude of V L1 , denoted in Fig. 2(c) . RMI directly quantifies the effect of COOK data modulation on resolvable voltage differences at the receiver, and hence gives a measure for how well the data decoding can be performed. A detailed analysis of RMI is in the Appendix, the results of which are superimposed onto the simulated data in Fig. 4 . RMI increases both with increasing Q 1 and Q 2 , although the dependence on Q 2 is much stronger. In summary, maximizing quality factors of the inductive link in COOK modulation yields not only optimal PTE, but also maximizes data rate, maximizes decoding quality, and minimizes energy losses.
The principle of synchronous resonant data transmission also extends to the primary side for greater energy efficiency and data bandwidth of forward power and data telemetry. However, the series LC tank on the power transmitting side requires synchronous opening of the series tank [53] at the expense of stringent timing control at high-voltage power.
C. Symbol Data Encoding
As outlined in Section II-A and illustrated in Fig. 2(c) , the COOK synchronized shorting of the secondary coil produces an immediate step increase V L1 in peak voltage amplitude at the primary that can be detected for data decoding right upon completion of the cycle. Hence, the timing of shorting cycles can be chosen to encode data symbols. For concurrent power delivery through full-wave rectification, the average number of nonshorting cycles in the encoding scheme must be maximized. Here, we consider four-cycle encoding schemes that ensure at least six nonshorting rectification half cycles out of eight total half cycles, guaranteeing at least 75% of peak power delivery regardless of data. Simple binary encoding, shown in Fig. 5(a) , permits transmission of a single bit for every four carrier cycles, at an average seven nonshorting out of eight half cycles (87.5% rectification duty cycle). In contrast, varying the position of the single-cycle shorting within the four-cycle time interval allows enhanced data rate. As illustrated in Fig. 5(b) , encoding of three positions at integer cycle offsets achieves 2 b for every four carrier cycles or a 6.78 Mb/s data rate at half the 13.56 MHz carrier frequency, and an average of 6.5 nonshorting out of eight half cycles (81.25% rectification duty cycle).
D. Resonance Recovery and Data Rate
Considerations of resonance recovery also govern the achievable data rate: energy in the tank needs to be sufficiently replenished between consecutive coil shortings. Hence, the maximum data rate is inversely proportional to resonance recovery time. For the COOK modulation data encoding scheme at half the carrier frequency, the average interval between consecutive shortings is 4.33 carrier cycles (13 nonshorting cycles for every 3 shorting cycles). For this average interval, Fig. 3(c) shows that regardless of the quality factor Q 2 , the secondary tank recovers to greater than 95% of its original voltage amplitude between consecutive shortings.
III. SYSTEM IMPLEMENTATION
For the experimental validation, a prototype COOK modulation IC and board-level telemetry system were implemented as shown in Fig. 6 . The IC integrates a full-wave rectifier, clock recovery comparator, phase-locked loop (PLL), bias blocks, switch for data modulation, and auxiliary circuitry for data transmission and system control, as highlighted in the dashed box in Fig. 6 . Outside the IC, the secondary side includes a parallel LC tank (L 2 and C 2 ), a load capacitor C L , and a load resistor R L for modeling load current. On the primary side, a series LC tank (L 1 and C 1 ) is located concentric to the parallel LC tank of the secondary side for power and data transfer. Measured geometries and parameters of the primary and secondary coils are as follows: C 2 ) were chosen for 13.56 MHz resonance on both sides. For precise control of distance between the coils, plastic spacers of calibrated lengths were inserted in between. Data bit streams were generated in field-programmable gatearray on the secondary-side board, and were fed to the telemetry IC capturing the data bit stream and producing the data pulse (DATA) to drive the modulation switch across the coil accordingly. On the primary side, a signal generator generated Detailed circuit diagrams of major system blocks are depicted in Figs. 7 and 9. As shown on the left side of Fig. 7(a) , the common-gate comparator detects the timing when the voltage across the tank is zero for generation of synchronized single-cycle shortings by comparing the two tank voltages V LL and V RR . While comparators in conventional rectifiers compare coil voltages with V DD to directly generate switch signals for rectification, the comparator in this paper is used for clock recovery as reference to a PLL generating the switching signals instead, lowering the comparator power consumption and design complexity.
The recovered clock from the comparator V REF is fed as the reference clock to the 22-phase frequency-doubling type-2 PLL shown in Fig. 7(a) . Its voltage-controlled oscillator (VCO) consists of 11 delay cell stages as depicted in Fig. 7(b) . Currents to the delay cells are controlled through both pMOS and nMOS current sources for balancing the voltage range of the delay cell outputs. For differential operation, cross-coupled nMOS differential pairs are inserted across the differential outputs in each cell.
The PLL directly controls the timing of the DATA shorting the LC tank for data transmission. Hence PLL timing accuracy is critically important for maintaining low BER and high energy efficiency in data transmission. At the same time, the power consumption of the PLL should be contained to minimize the total power for overall energy efficiency. Simulations of the tradeoff between LC tank power loss and VCO power consumption as a function of RMS VCO jitter in Fig. 8 demonstrate minimal impact on data transmission efficacy and overall energy efficiency for VCO jitter less than 1 ns. The measured jitter of 440 ps [ Fig. 14(b) ] is near the optimal tradeoff point in Fig. 8 .
The PLL and the rectifier pulse generator produce the phasetuned pulses P INL and P INR gating the pMOS switches of the full-wave rectifier shown in Fig. 9(a) . During data transmission, the clocks to the PLL phase-frequency detector (PFD) are blocked by a mask signal not to disturb the PLL locking.
As illustrated in Fig. 10 , the 22 phases of the VCO are aligned over each half cycle of the resonant tank. Among the 22 phases, one is selected to generate P INL and P INR for full-wave rectification, alternating between V LL -active and V RR -active half cycles. Hence, any delay in the clock recovery due to the comparator can be compensated by selecting a shifted phase signal in the PLL feedback V FD_2× to align the PFD feedback V FD to the delayed recovered clock V REF . As a result, design requirements on comparator delay can be relaxed to minimize power consumption.
The schematic of the full-wave rectifier with two crosscoupled nMOS transistors and two pMOS switches driven by buffered phase pulses P INL and P INR is shown in Fig. 9(a) . An additional nMOS switch across V LL and V RR is provided for COOK synchronous shorting by the buffered DATA signal during data transmission. While the body terminals of the nMOS transistors connect to the grounded substrate, the body terminals of the pMOS transistors share an n-well connected to a three-way dynamic body bias generator shown in the inset of Fig. 9(a) . The dynamic body bias generator tracks the highest voltage among the three source/drain voltages: V LL , V RR , and V DD .
As shown in Fig. 9(b) , the data bit synchronization circuit receives external data bits (DIN) to generate the shorting signal (DATA), which drives the switch across the LC tank. As depicted in Fig. 11 , this circuit synchronizes the data signal with F TXI , generated from the PLL and transmitter clock generator as shown in Fig. 7(a) .
Shorting of the LC tank signals (V LL and V RR ) for data transmission may lead to missed clock recovery, the disturbance of the PLL loop, and current leakage in the rectifier. These potential problems are avoided in this design by generating a mask signal MASK in the circuit shown on the bottom of Fig. 9(b) . As shown in Fig. 11 , the recovered clock from the comparator serving as the PLL reference clock V REF rises too early during the short and misses the next rising edge after the short. By applying the MASK signal, V REF_M and V FD_M are free of false and missing clock edges into the PLL. Similarly, the mask signal is also applied to the rectifier to prevent any reverse current leakage during the shorts.
IV. MEASUREMENT RESULTS
The power and data telemetry IC with the proposed COOK modulation scheme was fabricated in 65 nm CMOS. A micrograph of the IC is shown in Fig. 12 . The rectifier occupies an active area of 0.017 mm 2 , and other circuits including the PLL, transmitter, and bias circuits measure 0.029 mm 2 . Fig. 13 validates the PTE of the inductive link used in this paper, measured with the method outlined in [54] and [55] using a network analyzer. Note that the measured quality factors of both the primary and secondary inductors are higher than 75. At 100 load impedance and 1 cm intercoil distance, the measured PTE peaks at 89.2% and decreases with increasing distance as given in Fig. 13(a) . Fig. 13(b) shows that the inductive link is optimized around 100 load impedance, for about 10 mW power transfer at 1.2 V power supply. Fig. 14(a) shows measured VCO frequency over VCO input voltage V CTRL . At a V CTRL around 0.45 V, the PLL output frequency is at its target of 27.12 MHz. The corresponding PLL phase noise is 104.1 dBc at 1 MHz offset. Fig. 14(b) shows the measurement and histogram of the period jitter in F TXI , the twofold frequency divided signal output of the PLL. This signal at 13.56 MHz is directly utilized to generate the modulation pulse. Measured RMS jitter is 440 ps and peak-to-peak jitter is 2.3 ns, which contributes less than 4% of overall LC tank energy losses based on the results shown in Fig. 8 . As shown in Fig. 8 , the measured jitter is well within acceptable levels such that it does not contribute to reduction in energy efficiency and timing integrity in data transmission. Fig. 15 shows typical recorded secondary and primary coil voltage waveforms during data transmission. As shown in Fig. 15 , the IC shorts the LC tank at times when the LC tank voltages V LL and V RR coincide and maintains the shorts for single cycles. As expected, because the initial phase of the LC resonant oscillation is resumed at the end of each shorting, the LC oscillation recovers to the original amplitude within a few cycles. On the bottom of Fig. 15 , data-driven responses induced by the single-cycle shortings on the primary side are also shown. At V L1 , the voltage across the primary coil L 1 , step increases of the peak voltages are induced by the shortings on the secondary side. These step increases are clearly distinguishable in the amplitude and timing of the voltage waveform. Other than these cycles with datadriven step increases, the peak amplitude of V L1 decreases monotonically or reaches an asymptote. Hence, reliable data decoding can be performed by detecting step increases in the peak voltages of V L1 beyond a positive threshold. As a proof of concept for data transmission, a pseudorandom data bit stream was generated from sequence combinations of 16 2-bit data units, where the sequence included all possible transitions in the COOK 2 b encoded modulation, i.e., 00-00, 00-01, 00 − 10, . . . , 11 − 10, and 11-11. Fig. 16(a) shows measured waveforms on the secondary and primary sides during transmission of pseudorandom data bit stream at a data rate of 6.78 Mb/s, at half the carrier frequency of 13.56 MHz. The top of Fig. 16(a) shows the voltage waveforms V LL , V RR , and V DD on the secondary side during data transmission, showing pulse position encoding of the data over a four-cycle window. As expected, the resulting step increases in the peak of voltage V L1 at the primary on the bottom of Fig. 16(a) align with the timing of shortings on the transmitter side. Fig. 16(b) further validates that the data transmission is robust to effects of recurring patterns in the bit stream such as repeating sequences of "01" in the data.
For extensive validation, over several million bits were transmitted over the COOK link and BERs were measured under varying load, distance, and alignment conditions. Fig. 17 shows recorded peak difference in voltage V L1 at a 1 cm distance d between the two coils and at 10 mW of output power P out simultaneously delivered to the load on the secondary side. Under these conditions, over ten million bits were transferred without error in decoding, for a BER ≤ 9.84 × 10 −8 . As shown in Fig. 17 , the voltage gap between the two groups of detected data "0" and "1" is 680 mV, providing large margin for threshold decoding. Accounting for this margin, the achievable BER by threshold decoding estimated from a Gaussian fit of the empirical probability distribution shown in Fig. 17 is 2.3 × 10 −11 .
The experiment was repeated, each over one million transmitted bits at the same 6.78 Mb/s data rate, varying three parameters: output power delivered to the load P out , intercoil distance d, and lateral misalignment between the two coils. Fig. 18 shows the BER and RMI varying P out from 100 μW to 11.5 mW at a fixed 1 cm intercoil distance. At each delivered power level, again no errors were detected. The estimated BERs using the same Gaussian fit procedure are given in Fig. 18 . As expected, the BER increases and RMI decreases Fig. 17 . Histogram of the peak value differences of V L1 at P out = 10 mW and coil distance d = 1 cm. More than 10 million bits were transmitted and no error was detected. "1" represents the peak voltage difference when shorted, and "0" when not shorted. A large voltage gap of 680 mV is observed between the two groups. as P out increases. Up to 11.5 mW of delivered power, a BER better than 10 −6 can be achieved. Fig. 19 shows the BER and RMI for varying distance d between the coils, at a fixed P out of 1 mW. Up to a 3.5 cm distance, again no errors were detected with more than one million bits transmitted, validating robust operation of data and power telemetry for the given coil geometries. Gaussianestimated BERs from the voltage measurements are shown for these distances up to 3.5 cm, whereas the empirical BER measures are shown for distances from 4 to 5 cm. Fig. 20 shows BER and RMI for varying lateral misalignment in the axial distance between the two coils at fixed d = 1 cm and P out = 1 mW, again validating robust error-free BERs and RMIs as a function of lateral coil alignment at P out = 1 mW and d = 1 cm. operation up to 2.5 cm in lateral misalignment, which is 77% of the primary coil radius. Fig. 21 illustrates the effect of data transmission on power delivery, revealing a perhaps counterintuitive benefit. Shown is the ratio of the amount of power delivered to the load in both cases: P data out during data transmission ("ON") and P no data out without data transmission ("OFF"). During data transmission, on average three shortings of the LC tank occur every 16 cycles, so power is delivered only a 81.25% fraction of the time and a corresponding reduction in the power ratio P data out /P no data out may be expected between the "ON" and "OFF" conditions. However, a P data out greater than 81.25% of P no data out is observed at all measured power levels and even greater than P no data out at power levels less than 1 mW. The cause for the power boost in the "ON" condition can be inferred from Figs. 15 and 16. As shown, each cycle shorting induces increased voltage and current swing on the primary side, which persist over several cycles and which through induction increase the voltage and current in the secondary coil as well. The result is that during nonshorting cycles actually more Fig. 21 . P no data out (the delivered power to the load with data transmission OFF) and P data out (the delivered power to the load with data transmission ON). The black dashed line indicates P no data out multiplied by 81.25% (13/16), the average duty cycle of nonshorting cycles for data transmission at half-carrier 6.78 Mb/s data rate. As a side effect of COOK modulation, transients across the resonant tank cause the primary to deliver more power to the secondary, compensating for OFF time in rectification during modulation. power is delivered from the primary to the secondary, amply compensating for the skipped power delivery during shorting cycles. At smaller levels of P no data out , the RMI increases with a larger voltage increase in the primary, resulting in increased power delivery P data out to the secondary. This phenomenon can be partially interpreted as a form of energy recycling. A single cycle shorting delays transmission of energy from the primary for a few cycles, which circulates in the primary and is then added to the energy transmitted in subsequent cycles. The increase in P data out relative to P no data out owes to a larger fraction of the secondary tank power captured by the rectifier during transient higher voltage levels. Table I compares the COOK modulation scheme with stateof-the-art uplink telemetry. As expected, conventional singlelink modulation schemes achieve relatively low data rates. Multiple-link schemes are capable of achieving a few megabits per second with a relatively low BER (<10 −6 for [39] and 2 × 10 −4 for [27] ), at the expense of the need for a separate link for power transfer. In contrast, single-link COOK excels in data rate even compared with the multiple-link schemes, achieving a data rate at half the carrier frequency with one of the lowest BERs. The high Q of the inductive link permits a 11.5 mW power delivery to the load simultaneously with 6.78 Mb/s data over a 1 cm distance. The measured total power consumption of the circuits including the PLL, transmitter, bias, and switch driving buffers is 64.44 μW at 6.78 Mb/s data rate, resulting in an energy per transmitted bit, as total consumed energy divided by data rate, of 9.50 pJ/b, an order of magnitude lower than the state-of-the-art devices.
V. CONCLUSION
We have presented and demonstrated COOK as a new modulation scheme for simultaneous transmission of power and broadband data over the same resonant inductive link. The key principle of COOK is conservation of energy in data-synchronous single-cycle adiabatic switching of the LC resonant tank during data transmission, minimizing power losses while also minimally disturbing LC resonance conditions. Time-based encoding of the data allows transmitting 2 b per four carrier cycles, substantially larger than conventional transmission data encoding schemes that deplete and hence require recovery of LC tank energy. A 0.92 mm 2 CMOS COOK prototype in a 65 nm CMOS transmits 6.78 Mb/s data at 9.5 pJ/b simultaneously delivering up to 11.5 mW of power over a single 13.56 MHz inductive link.
APPENDIX
In this Appendix, we derive the RMI for COOK modulation. As explained in Section II-B and expressed in (1), RMI quantifies the profile of amplitude change in the primary coil voltage V L1 during the synchronized COOK shorting for data transmission. Since there are two distinctive causes for the amplitude change, the RMI can be expressed as RMI = RMI Z + RMI exp (2) where RMI Z represents the amplitude change due to reflected impedance change by single-cycle shorting and RMI exp represents the change in V L1 incurred by the exponentially decreasing current through the secondary inductor during the shorting. The increased portion of the amplitude due to the change of the reflected impedance Z r f l in RMI Z is reflected from the secondary side onto the primary side. The input impedance Z in from the voltage source is expressed as
At the resonance frequency, and while the switch is open as shown in Fig. 22(a) , Z in can be expressed as
where
Conversely, Z r f l and Z in during the short as shown in Fig. 22(b) can be expressed as
Q 2 2sw + 1
where Q 2sw = ωL 2 /(R 2 + R sw ). (7) where T is the resonance period, and where
RMI exp is induced by the current I 2 flowing through L 2 , R 2 , and the switch (R sw ) during the single-cycle shorting. At the start of the short, the current through the secondary inductor is at its maximum I 2 max . During the short, the current decreases exponentially with time constant formed by L 2 , R 2 , and R sw as follows:
This exponential decaying current is reflected to V L1 during the single cycle shorting as follows:
with current peak conversion ratio η = I 2 max /I 1 max = k(
